Altera PCI Express到DDR2 SDRAM 参考设计
发布时间:2008/5/27 0:00:00 访问次数:1407
overview
altera offers a pci express to ddr2 sdram reference design that demonstrates the operation of alteras pci express (pcie) megacore® product. this reference design provides an interface between the altera® pcie megacore function and a 64-bit, 256-mbyte ddr2 sdram memory that enables access to external ddr2 sdram memory through the pcie bus. it also represents an example of a typical user application that interfaces to the system side of the altera pcie megacore function.
features
supports pcie root complex to pcie end point memory read and write transactions
supports pcie end point to pcie root complex direct memory access (dma) read and write transactions
demonstrates how to use the pcie megacore function
demonstrates how to use the ddr2 sdram controller megacore function
uses the dual-port fifo buffer function from the library of parameterized modules (lpm)
uses the stratix® ii gx fpga with internal transceivers
demonstrated altera technology
stratix ii gx fpgas with transceiver technology
altera pcie megacore function
altera ddr2 sdram controller megacore function
点此查看pci express到ddr2 sdram 参考设计
pci express到ddr2 sdram 参考设计方框图
altera offers a pci express to ddr2 sdram reference design that demonstrates the operation of alteras pci express (pcie) megacore® product. this reference design provides an interface between the altera® pcie megacore function and a 64-bit, 256-mbyte ddr2 sdram memory that enables access to external ddr2 sdram memory through the pcie bus. it also represents an example of a typical user application that interfaces to the system side of the altera pcie megacore function.
features
supports pcie root complex to pcie end point memory read and write transactions
supports pcie end point to pcie root complex direct memory access (dma) read and write transactions
demonstrates how to use the pcie megacore function
demonstrates how to use the ddr2 sdram controller megacore function
uses the dual-port fifo buffer function from the library of parameterized modules (lpm)
uses the stratix® ii gx fpga with internal transceivers
demonstrated altera technology
stratix ii gx fpgas with transceiver technology
altera pcie megacore function
altera ddr2 sdram controller megacore function
点此查看pci express到ddr2 sdram 参考设计
pci express到ddr2 sdram 参考设计方框图
overview
altera offers a pci express to ddr2 sdram reference design that demonstrates the operation of alteras pci express (pcie) megacore® product. this reference design provides an interface between the altera® pcie megacore function and a 64-bit, 256-mbyte ddr2 sdram memory that enables access to external ddr2 sdram memory through the pcie bus. it also represents an example of a typical user application that interfaces to the system side of the altera pcie megacore function.
features
supports pcie root complex to pcie end point memory read and write transactions
supports pcie end point to pcie root complex direct memory access (dma) read and write transactions
demonstrates how to use the pcie megacore function
demonstrates how to use the ddr2 sdram controller megacore function
uses the dual-port fifo buffer function from the library of parameterized modules (lpm)
uses the stratix® ii gx fpga with internal transceivers
demonstrated altera technology
stratix ii gx fpgas with transceiver technology
altera pcie megacore function
altera ddr2 sdram controller megacore function
点此查看pci express到ddr2 sdram 参考设计
pci express到ddr2 sdram 参考设计方框图
altera offers a pci express to ddr2 sdram reference design that demonstrates the operation of alteras pci express (pcie) megacore® product. this reference design provides an interface between the altera® pcie megacore function and a 64-bit, 256-mbyte ddr2 sdram memory that enables access to external ddr2 sdram memory through the pcie bus. it also represents an example of a typical user application that interfaces to the system side of the altera pcie megacore function.
features
supports pcie root complex to pcie end point memory read and write transactions
supports pcie end point to pcie root complex direct memory access (dma) read and write transactions
demonstrates how to use the pcie megacore function
demonstrates how to use the ddr2 sdram controller megacore function
uses the dual-port fifo buffer function from the library of parameterized modules (lpm)
uses the stratix® ii gx fpga with internal transceivers
demonstrated altera technology
stratix ii gx fpgas with transceiver technology
altera pcie megacore function
altera ddr2 sdram controller megacore function
点此查看pci express到ddr2 sdram 参考设计
pci express到ddr2 sdram 参考设计方框图
相关技术资料- 6-10 FORESEE ORCA 系列 FORESEE UNCIA 38
- 6-10存储SATA SSD新品—TS6000G1
- 6-10最新 QLC SSD超大容量 J506
- 6-10PBlaze7 7940 系列 NVMe SSD的P
- 6-10SAS 3.0双端口企业级SATA SSD UM31
- 6-10全场景PCIe 5.0 ESSD UH812a/UH832a
- 6-9Arm Cortex-M 内核 RA 系列 32 位 MCU
- 6-9高级驾驶辅助系统（ADAS）系统级芯片（SoC）
- 6-9全新高性能微处理器（MPU）—RZ/A3M
- 6-9Arm Cortex-M33 CPU特征应用描述
- 6-9集成电路系列多通道阻抗测量 IC
- 6-9 16 位 RISC 微控制器信号处理功能设计
- 相关IC型号
公网安备44030402000607
