使用Calibre做LVL Check
发布时间:2008/6/5 0:00:00 访问次数:1214
| calibre runset file：compare.cal that includes tow layer map file layers_1.map and layers_2.map $cat layers_1.map //====================== //=== input-layers === //====================== layer map 0 datatype 0 1001 layer l0 1001 $cat layers_2.map //====================== //=== input-layers === //====================== layer map 0 datatype 0 1200 layer l0_new 1200 $cat compare.cal //=========================== //=== setup environment === //=========================== // layout depth all resolution 1 precision 1000 unit capacitance ff unit length u unit resistance ohm unit time us //================================ //=== setup defaults for drc === //================================ // include layers_1.map layout path "*1.db" layout primary "topcellname1" layout system gdsii layout bump2 200 include layers_2.map layout path2 "*2.db" layout primary2 "topcellname2" layout system2 gdsii drc maximum results 1000 drc maximum vertex 1000 drc results database "./svrf1.db" ascii drc summary report "./svrf1.sum" //======================================= //===compare command for two layers //======================================= rule_compare.0 { @compare layer l0 with layer l0_new xor l0 l0_new } |
| calibre runset file：compare.cal that includes tow layer map file layers_1.map and layers_2.map $cat layers_1.map //====================== //=== input-layers === //====================== layer map 0 datatype 0 1001 layer l0 1001 $cat layers_2.map //====================== //=== input-layers === //====================== layer map 0 datatype 0 1200 layer l0_new 1200 $cat compare.cal //=========================== //=== setup environment === //=========================== // layout depth all resolution 1 precision 1000 unit capacitance ff unit length u unit resistance ohm unit time us //================================ //=== setup defaults for drc === //================================ // include layers_1.map layout path "*1.db" layout primary "topcellname1" layout system gdsii layout bump2 200 include layers_2.map layout path2 "*2.db" layout primary2 "topcellname2" layout system2 gdsii drc maximum results 1000 drc maximum vertex 1000 drc results database "./svrf1.db" ascii drc summary report "./svrf1.sum" //======================================= //===compare command for two layers //======================================= rule_compare.0 { @compare layer l0 with layer l0_new xor l0 l0_new } |
相关技术资料- 6-23MOSFET驱动器和碳化硅（SiC）二极管工作原理
- 6-23PWM-VID和PSI两种控制模式技术应用参数设计
- 6-23高频高功率供电电源芯片应用前景研究
- 6-23 130A、非隔离式、双相降压处理器核心技术介绍
- 6-23Intelli-Module双两相降压MPC22163-130
- 6-23PCI Express（PCIe）7.0标准应用探究
- 6-23TPU超高功率密度电源模块MPC24380
- 6-21全新紧凑型解决方案QPQ3550应用探究
- 6-21功率半导体用树脂模塑结构NTC热敏电阻
- 6-21新一代量子芯片Quantum Loon应用详解
- 6-21AT-MEMORY AI处理技术参数设计
- 6-21ARM和RISC-V处理器工作原理
- 相关IC型号
公网安备44030402000607
